
ABSTRACT

For the economic development and progress of any country, roads play an important role by providing transportation ease for goods as well as for passengers. The number of vehicles on road is increasing day by day which are controlled by the traditional Traffic Light Controller in the countries like India and other developing countries. In traditional Traffic Light Control system, fixed time is allotted for traffic on each road to pass irrespective of the traffic density. This is an inefficient controlling method which consumes time, effort and fuel of users unnecessarily. But while coming for control system implementation, they consist of parallel operations and conditional executions which cannot be effectively performed on present day FPGAs. This problem is addressed by using Real-Time Traffic Light Control system on Zynq Soc FPGA. This new generation of reconfigurable FPGA has experienced a rapid development in a present day environment which was accompanied by an increased need to monitor, maintain and update of the system. On the other hand, Web technology has become widely used with an ascending trend to migrate everything online and to remotely control systems.

This paper describes an approach for the development of a real-time remote control and monitoring system using an FPGA based web server implemented on a Zynq SoC FPGA, which involves Client-Server architecture that act as operating system. The open source Light weight IP (LwIP) standalone TCP/IP protocol stack is used to implement networking capability and the FPGA based web server enables to access the control system by using a web browser to send the information and updates the system.

KEYWORDS: FPGA WebServer, LightWeight IP(LwIP), Zynq SoC FPGA.

INTRODUCTION

The reconfigurable System like FPGA platform have the potential to provide the performance benefits of ASICs and the flexibility of processors. As FPGAs can provide trade-off between performance and flexibility, they become the primary source of computation in many critical embedded systems[1]. The Zynq-7000 family is based on the Xilinx All Programmable SoC (APSoC) architecture is shown in Fig.1. The Zynq-7000 family offers the flexibility and scalability of an FPGA. These products integrate a feature-rich dual-core ARM Cortex-A9 based processing system (PS) and 28 nm Xilinx programmable logic (PL) in a single device. The ARM Cortex-A9 CPUs are the heart of the processing system and include on-chip memory, external memory interfaces, and a rich set of peripheral connectivity interfaces such as Ethernet (LAN) is used for general input/output functionality and PMOD's are used as transceivers.




Fig.1. Zynq SoC FPGA Architecture

The hardware and software platform architecture will be based on Xilinx All-programmable technologies and solutions by exploiting all the features of Xilinx’s Zynq FPGA. Thereby, the embedded Web server is designed as a unified system which includes both hardware and software components [1].

- Hardware platform is mainly based on a Dual core ARM cortex A9 hardcore processor with Ethernet controller of 10/100 Mbps.
- Software platform is based on Client-Server architecture and LwIP standalone protocol stack.

The objective of this paper is Zynq Processor Configuration for LwIP stack used for Ethernet connectivity, and development of application program on LwIP stack.

A Client-Server architecture is created on LWIP which is used for communication between a Web Server and controller, then finally a real time traffic light control system is developed in this design and verified through hardware. This paper is organized as follows: In section 2 an overview of some related works in embedded Web server is provided, ZYNQ processor configuration for Ethernet connectivity is explained in section 3, In section 4 a Real time traffic control application is specified, Experimental results are addressed in section 5, Conclusion in section 6.

RELATED WORK

In [1] Ahmed Hanafi and Mohammed Karim proposed an Embedded Web Server for Real-time Remote Control and Monitoring of an FPGA-based On-Board Computer System.several. In this several studies have emerged suggesting the implementation of the embedded Web server technology to provide a monitor and control system based on an Internet browser and an embedded TCP/IP protocol suite. The article aims to contribute to the efforts of designer community to demonstrate the effectiveness of using Web access ability to improve communication with embedded platforms.

Mr. Shashikant, V. Lahade, Mr. S.R. Hirekhan, proposed an Intelligent and Adaptive Traffic Light Controller (IA-TLC) using FPGA [2]. The problem is addressed by implementing on FPGA using verilog as an example of FSM with 35 states. In IA-TLC density of traffic is sensed by using IR sensors throughout day and night, and accordingly time is allotted for users to pass. Other advantages of the proposed system are: i) System senses emergency vehicles on the individual road moreover it gives priority to the traffic of that particular road where the emergency vehicles is sensed. ii) Finds out defaulter who crosses the red signal by capturing images using camera.

As the embedded web server technology is the combination of embedded hardware device and embedded software that provides a flexible management function for control and monitoring features, networking capabilities. Jie Xiao and Fen Shi Zengi proposed a Design and implementation of embedded web server[3], which represents a remote monitoring, control and diagnostic system based on an embedded boa server transplanted and built under an ARM Linux operation system, which takes ARM processor as a hardcore processor.

ZYNQ PROCESSOR CONFIGURATION

The ZYNQ Processor configuration is performed by using Xilinx Platform Studio (XPS) Tool Suite provided by the Embedded Development Kit (EDK) of Xilinx. The Xilinx EDK is a design suite of tools and Intellectual Property (IP) that enables to design a complete embedded processor system for implementation in a Xilinx Field Programmable

After the completion of all these steps, generate programming file (bit file) for the system top.

The second step of this section deals with SDK. Here, the RTL design is exported to SDK for software application development and the communication between RTL and SDK is also developed in c-code. The software development of LwIP is in Fig.4.

```

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

Fig.4. Software development for LwIP

REAL TIME TRAFFIC CONTROL APPLICATION

On account of tremendous growth in the industrial sector, people need to travel from one place to another by road for employment and social activities [2]. Also, in the economic development and progress of any country, roads play an important role by providing transportation ease for goods as well as for passengers.

In this paper, a real time traffic light control system is implemented an application on configured Zynq FPGA by considering a single junction. The application is developed by considering all the possible ways to clear the traffic. The possible traffic modes are normal mode, low density mode, high density mode, emergency mode and free zone mode.

A. Operation of Traffic Control Modes

The basic operation of traffic control modes is shown in the Fig.5. It consists of a start signal and four enable signals.




Fig.5. Operation of Traffic Control Mode

The operation of each mode starts with a Start signal. Once the start signal goes high, the green light glows for the prescribed time period until the counter runs. After the completion of relevant time for green light, an orange light glows in the same direction. With the completion of counter time for green light and orange light, the counter generates an enable signal as en1 to shift the direction for other side. By generating an enable signal in the current direction, the

present state goes with red indication. In the second direction, the same operation continues and after the completion of the prescribed time in the second direction, it generates an enable signal as en2. With the generation of enable signal en2, the counter shifts to third direction by enabling red signal in the present state.

The same operation continues in the remaining two directions and at the end of controller time in fourth direction, the counter shifts to first direction. Then after, the first direction starts its signaling after receiving the enable signal en4. In this way the designed traffic modes will perform their operation.

B. Client

Here the web page is designed in html language with a unique IP address as 192.168.1.150. The Zybo board includes Zynq FPGA act as web server and perform its operation when it receives the commands from html code. The purpose of web page is to monitor the real-time traffic and update the system according to current traffic density. The designed web page as a client to control the traffic is in Fig 6.



Fig.6. Web Page Shows Traffic Information

C. Pmod Connectors

The hardware used to implement the design is ZYBO board. This Zybo board have six pmod connectors, each Pmod connector falls into one of four categories: standard, MIO connected, XADC and high-speed Pmods. The purpose of Pmod connectors is to interface the server with display unit. In this application, a standard Pmod connector and high-speed Pmod connectors are used.

Therefore, the client as a controller will monitor the current status of the traffic through web page and selects the required traffic mode in the web page. Then web server receives the commands through Ethernet connectivity and performs the relevant operation which can be observed in the display unit.

EXPERIMENTAL RESULTS

The application is simulated using ISim and the results are verified through hardware.

A. Simulation Results

The logic is simulated using ISim by giving the inputs through test bench. The simulation results for logical analysis are shown below.



Fig.7. Simulation Result for North Signalling




Fig.8. Simulation Result for South Signalling



Fig.9. Simulation Result for East Signalling




Fig.10. Simulation Result for West Signalling

B. Hardware Results

For normal mode, the web page and its hardware result are shown in Fig.11 and Fig.12.



Fig.11. Normal Mode Set by Client in Web Page




Fig.12. Normal Mode operation of North signalling

For Low-density mode, the inputs are given from Chip Scope VIO to the hardware and its web page is shown in Fig.13.




Fig.13. Low-density Mode Set by Client in Web Page



Fig.14. VIO for Low-density Mode



Fig.15. Low-density Mode Operation of South Signalling

For High-density mode also, the inputs are given from Chip Scope VIO to the hardware and its web page is shown in Fig.16.



Fig.16. High-density Mode set by client in web page




Fig.17. VIO for High-density Mode




Fig 18: High-density Mode Operation of East Signalling

For Emergency mode, direction is set in VIO and its web page is shown in Fig.19.



Fig.19. Emergency Mode Set by Client in Web Page




Fig.20. VIO for Emergency Mode set For West Direction




Fig.21. Emergency Mode Operation of West Signalling

For Free Zone mode, the web page and its hardware result are shown in Fig.22 and Fig.23.



Fig 22: Free Zone Mode Set by Client in Web Page



Fig 23: Hardware Result for Free Zone Mode

This paper demonstrates successfully a method concerning the implementation of Xilinx Zynq FPGA based Web server and an application of real-time traffic light control system developed by configuring the processor present in Zynq FPGA. The software platform is verified through ISim and hardware platform is verified through ZYBO board consisting of Zynq FPGA.

REFERENCES

- [1] Ahmed Hanafi and Mohammed Karim, "Embedded Web Server for Real-time Remote Control and Monitoring of an FPGA-based On-Board Computer System," *Intelligent Systems and Computer Vision (ISCV)*. IEEE, 2015, pp.1-6, 25-26 March 2015.
- [2] Mr. Shashikant, V. Lahade, Mr. S.R. Hirekhan, "Intelligent and Adaptive Traffic Light Controller (IA-TLC) using FPGA," *Industrial Instrumentation and Control (ICIC)*, 2015 International Conference on 28-30 May 2015.
- [3] Jie Xiao and FenShi Zeng, "Design and implementation of embedded Web server," *Computer Science & Education (ICCSE)*, 2012, 7th International Conference, pp.479-482, 14-17 July 2012.
- [4] R. Sharan Soni and D. Asati, "Development of Embedded Web Server Configured on FPGA Using Soft-core Processor and Web Client on PC," *International Journal of Engineering and Advanced Technology (IJEAT)* ISSN: 2249 – 8958, Volume-1, Issue-5, June 2012.
- [5] WM EI-Medany, &MR Hussain, "FPGA-Based Advanced Real Traffic Light Controller System Design", 4th IEEE International Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications proceeding, ISBN: 978-1-4244-1347-8, pg. 100 - 105, 2007.
- [6] Taehee Han; Chiho Lin, "Design of an intelligence traffic light controller (ITLC) with VHDL," *Proceedings 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering (TENCON '02)*, 28-31 Oct. 2002, vol 3, pp:1749 -1752.
- [7] Arash Farhadi Beldachi, Jose L. Nunez-Yanez, "Accurate Power control and monitoring in ZYNQ boards," *Field Programmable Logic and Applications (FPL)*, 2014 24th International Conference, pp.1-4 on 2-4 Sept. 2014.
- [8] Tao Xue, Weibin Pan, Guanghua Gong, Ming Zeng, Hui Gong, Jianmin Li, "Design of Giga bit Ethernet readout module based on ZYNQ for HPGe," , *Real Time Conference (RT)*, 2014 19th IEEE-NPSS.IEEE, pp 1-4, 26-30 May 2014.
- [9] Stephen MacMahon, Nan Zang, Anirudha Sarangi "LightWeight IP(lwIP) Application Examples", XAPP 1026 (V3.1) , April 21, 2011.
- [10] Mrinal J. Sarmah and Radhey S. Pandey "System Monitoring using the Zynq-7000 AP SoC Processing System with the XADC AXI Interface", XAPP1182 (v1.0) November 18, 2013.